(November 2nd @ 3:30 pm)

## PROBLEM 1 (30 PTS)

library ieee;


Complete the timing diagram of the circuit whose VHDL description is shown below:


```
use ieee.std logic 1164.all;
entity circ is
   port ( rstn, a, b, x, clk: in std_logic;
          q: out std logic);
end circ;
rstn
```

```
architecture xst of circ is
   signal qt, f: std logic;
begin
   process (rstn, clk, a, b, x)
   begin
     if rstn = '0' then
         qt <= '0';
     elsif (clk'event and clk = '1') then
         if x = 0' then
             qt <= qt xor (a or b);
         end if;
      end if;
   end process;
   q <= qt;
end xst;
```

## **PROBLEM 2 (35 PTS)**

Complete the timing diagram of the following state machine: (30 pts.)






• For the given FSM diagram, circle or mark the correct FSM type:

(Mealy) (Moore)

## PROBLEM 3 (35 PTS)



 $Q_3(t+1) \leftarrow$